summaryrefslogtreecommitdiff
path: root/linux/sis_drv.h
blob: 844e38b0770b13bf0e90fbde10860c69ad22d123 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
/* sis_drv.h -- Private header for sis driver -*- linux-c -*-
 *
 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 * 
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 * 
 */

#ifndef _SIS_DRV_H_
#define _SIS_DRV_H_

typedef struct drm_sis_private {
	drm_map_t *buffers;
} drm_sis_private_t;

/* Stereo ? - this was never committed */

int sis_flip(struct inode *inode, struct file *filp, unsigned int cmd,
		  unsigned long arg);
int sis_flip_init(struct inode *inode, struct file *filp, unsigned int cmd,
		  unsigned long arg);
int sis_flip_final(struct inode *inode, struct file *filp, unsigned int cmd,
		  unsigned long arg);
void flip_final(void);

#endif
="hl com"> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL * XGI AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER * DEALINGS IN THE SOFTWARE. ***************************************************************************/ #include "xgi_drv.h" #include "xgi_regs.h" #include "xgi_misc.h" void xgi_gart_flush(struct drm_device *dev) { struct xgi_info *const info = dev->dev_private; u8 temp; DRM_MEMORYBARRIER(); /* Set GART in SFB */ temp = DRM_READ8(info->mmio_map, 0xB00C); DRM_WRITE8(info->mmio_map, 0xB00C, temp & ~0x02); /* Set GART base address to HW */ DRM_WRITE32(info->mmio_map, 0xB034, info->gart_info.bus_addr); /* Flush GART table. */ DRM_WRITE8(info->mmio_map, 0xB03F, 0x40); DRM_WRITE8(info->mmio_map, 0xB03F, 0x00); } int xgi_pcie_heap_init(struct xgi_info * info) { u8 temp = 0; int err; struct drm_scatter_gather request; /* Get current FB aperture size */ temp = IN3X5B(info->mmio_map, 0x27); DRM_INFO("In3x5(0x27): 0x%x \n", temp); if (temp & 0x01) { /* 256MB; Jong 06/05/2006; 0x10000000 */ info->pcie.base = 256 * 1024 * 1024; } else { /* 128MB; Jong 06/05/2006; 0x08000000 */ info->pcie.base = 128 * 1024 * 1024; } DRM_INFO("info->pcie.base: 0x%lx\n", (unsigned long) info->pcie.base); /* Get current lookup table page size */ temp = DRM_READ8(info->mmio_map, 0xB00C); if (temp & 0x04) { /* 8KB */ info->lutPageSize = 8 * 1024; } else { /* 4KB */ info->lutPageSize = 4 * 1024; } DRM_INFO("info->lutPageSize: 0x%x \n", info->lutPageSize); request.size = info->pcie.size; err = drm_sg_alloc(info->dev, & request); if (err) { DRM_ERROR("cannot allocate PCIE GART backing store! " "size = %d\n", info->pcie.size); return err; } info->gart_info.table_mask = DMA_BIT_MASK(32); info->gart_info.gart_table_location = DRM_ATI_GART_MAIN; info->gart_info.gart_reg_if = DRM_ATI_GART_PCI; info->gart_info.table_size = info->dev->sg->pages * sizeof(u32); if (!drm_ati_pcigart_init(info->dev, &info->gart_info)) { DRM_ERROR("failed to init PCI GART!\n"); return -ENOMEM; } xgi_gart_flush(info->dev); mutex_lock(&info->dev->struct_mutex); err = drm_sman_set_range(&info->sman, XGI_MEMLOC_NON_LOCAL, 0, info->pcie.size); mutex_unlock(&info->dev->struct_mutex); if (err) { drm_ati_pcigart_cleanup(info->dev, &info->gart_info); } info->pcie_heap_initialized = (err == 0); return err; } /** * xgi_find_pcie_virt * @address: GE HW address * * Returns CPU virtual address. Assumes the CPU VAddr is continuous in not * the same block */ void *xgi_find_pcie_virt(struct xgi_info * info, u32 address) { const unsigned long offset = address - info->pcie.base; return ((u8 *) info->dev->sg->virtual) + offset; }