summaryrefslogtreecommitdiff
path: root/intel/tests/gen4-3d.batch-ref.txt
blob: 20aa1d4ebff365b66292f964e3e3ababa7db3c8f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
0x12300000:      0x61040000: 3DSTATE_PIPELINE_SELECT
0x12300004:      0x79090000: 3DSTATE_GLOBAL_DEPTH_OFFSET_CLAMP
0x12300008:      0x00000000:    dword 1
0x1230000c:      0x61020000: STATE_SIP
0x12300010:      0x00000000:    dword 1
0x12300014:      0x780b0000: 3DSTATE_VF_STATISTICS
0x12300018:      0x61010004: STATE_BASE_ADDRESS
0x1230001c:      0x00000001:    general state base address 0x00000000
0x12300020:      0x00000001:    surface state base address 0x00000000
0x12300024:      0x00000001:    indirect state base address 0x00000000
0x12300028:      0x00000001:    general state upper bound disabled
0x1230002c:      0x00000001:    indirect state upper bound disabled
0x12300030:      0x78010004: 3DSTATE_BINDING_TABLE_POINTERS
0x12300034:      0x00007e20:    VS binding table
0x12300038:      0x00000000:    GS binding table
0x1230003c:      0x00000000:    Clip binding table
0x12300040:      0x00000000:    SF binding table
0x12300044:      0x00007e20:    WM binding table
0x12300048:      0x79010003: 3DSTATE_CONSTANT_COLOR
0x1230004c:      0x00000000:    dword 1
0x12300050:      0x00000000:    dword 2
0x12300054:      0x00000000:    dword 3
0x12300058:      0x00000000:    dword 4
0x1230005c:      0x79050003: 3DSTATE_DEPTH_BUFFER
0x12300060:      0x2c0805ff:    2D, z24s8, pitch = 1536 bytes, tiled
0x12300064:      0x00000000:    depth offset
0x12300068:      0x09584ac0:    300x300
0x1230006c:      0x00000000:    volume depth
0x12300070:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300074:      0x00007d60:    VS state
0x12300078:      0x00000000:    GS state
0x1230007c:      0x00007d21:    Clip state
0x12300080:      0x00007d80:    SF state
0x12300084:      0x00007de0:    WM state
0x12300088:      0x00007fc0:    CC state
0x1230008c:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300090:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300094:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300098:      0x60010000: CS_URB_STATE
0x1230009c:      0x00000024:    entry_size: 2 [192 bytes], n_entries: 4
0x123000a0:      0x79000002: 3DSTATE_DRAWING_RECTANGLE
0x123000a4:      0x00000000:    top left: 0,0
0x123000a8:      0x012b012b:    bottom right: 299,299
0x123000ac:      0x00000000:    origin: 0,0
0x123000b0:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x123000b4:      0x0000000c:    buffer 0: sequential, pitch 12b
0x123000b8:      0x00000000:    buffer address
0x123000bc:      0x00000000:    max index
0x123000c0:      0x00000000:    mbz
0x123000c4:      0x78090001: 3DSTATE_VERTEX_ELEMENTS
0x123000c8:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x123000cc:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x123000d0:      0x60020100: CONSTANT_BUFFER: valid
0x123000d4:      0x00000001:    offset: 0x00000000, length: 128 bytes
0x123000d8:      0x7b001804: 3DPRIMITIVE: tri fan sequential
0x123000dc:      0x00000004:    vertex count
0x123000e0:      0x00000000:    start vertex
0x123000e4:      0x00000001:    instance count
0x123000e8:      0x00000000:    start instance
0x123000ec:      0x00000000:    index bias
0x123000f0:      0x78010004: 3DSTATE_BINDING_TABLE_POINTERS
0x123000f4:      0x00007b40:    VS binding table
0x123000f8:      0x00000000:    GS binding table
0x123000fc:      0x00000000:    Clip binding table
0x12300100:      0x00000000:    SF binding table
0x12300104:      0x00007b40:    WM binding table
0x12300108:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x1230010c:      0x00007aa0:    VS state
0x12300110:      0x00007a41:    GS state
0x12300114:      0x00007a61:    Clip state
0x12300118:      0x00007ac0:    SF state
0x1230011c:      0x00007b00:    WM state
0x12300120:      0x00007cc0:    CC state
0x12300124:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300128:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x1230012c:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300130:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x12300134:      0x0000000c:    buffer 0: sequential, pitch 12b
0x12300138:      0x00000000:    buffer address
0x1230013c:      0x00000000:    max index
0x12300140:      0x00000000:    mbz
0x12300144:      0x60020100: CONSTANT_BUFFER: valid
0x12300148:      0x00000082:    offset: 0x00000080, length: 192 bytes
0x1230014c:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300150:      0x00000052:    vertex count
0x12300154:      0x00000000:    start vertex
0x12300158:      0x00000001:    instance count
0x1230015c:      0x00000000:    start instance
0x12300160:      0x00000000:    index bias
0x12300164:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300168:      0x00007aa0:    VS state
0x1230016c:      0x00007a21:    GS state
0x12300170:      0x00007a61:    Clip state
0x12300174:      0x00007ac0:    SF state
0x12300178:      0x00007b00:    WM state
0x1230017c:      0x00007cc0:    CC state
0x12300180:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300184:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300188:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230018c:      0x60020100: CONSTANT_BUFFER: valid
0x12300190:      0x00000082:    offset: 0x00000080, length: 192 bytes
0x12300194:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x12300198:      0x00000050:    vertex count
0x1230019c:      0x00000052:    start vertex
0x123001a0:      0x00000001:    instance count
0x123001a4:      0x00000000:    start instance
0x123001a8:      0x00000000:    index bias
0x123001ac:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123001b0:      0x00007aa0:    VS state
0x123001b4:      0x00007a01:    GS state
0x123001b8:      0x00007a61:    Clip state
0x123001bc:      0x00007ac0:    SF state
0x123001c0:      0x00007b00:    WM state
0x123001c4:      0x00007cc0:    CC state
0x123001c8:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x123001cc:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x123001d0:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x123001d4:      0x60020100: CONSTANT_BUFFER: valid
0x123001d8:      0x00000142:    offset: 0x00000140, length: 192 bytes
0x123001dc:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x123001e0:      0x00000052:    vertex count
0x123001e4:      0x000000a2:    start vertex
0x123001e8:      0x00000001:    instance count
0x123001ec:      0x00000000:    start instance
0x123001f0:      0x00000000:    index bias
0x123001f4:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123001f8:      0x00007aa0:    VS state
0x123001fc:      0x000079e1:    GS state
0x12300200:      0x00007a61:    Clip state
0x12300204:      0x00007ac0:    SF state
0x12300208:      0x00007b00:    WM state
0x1230020c:      0x00007cc0:    CC state
0x12300210:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300214:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300218:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230021c:      0x60020100: CONSTANT_BUFFER: valid
0x12300220:      0x00000142:    offset: 0x00000140, length: 192 bytes
0x12300224:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x12300228:      0x00000050:    vertex count
0x1230022c:      0x000000f4:    start vertex
0x12300230:      0x00000001:    instance count
0x12300234:      0x00000000:    start instance
0x12300238:      0x00000000:    index bias
0x1230023c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300240:      0x00007aa0:    VS state
0x12300244:      0x000079c1:    GS state
0x12300248:      0x00007a61:    Clip state
0x1230024c:      0x00007ac0:    SF state
0x12300250:      0x00007b00:    WM state
0x12300254:      0x00007cc0:    CC state
0x12300258:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x1230025c:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300260:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300264:      0x60020100: CONSTANT_BUFFER: valid
0x12300268:      0x00000142:    offset: 0x00000140, length: 192 bytes
0x1230026c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300270:      0x000079a0:    VS state
0x12300274:      0x000079c1:    GS state
0x12300278:      0x00007a61:    Clip state
0x1230027c:      0x00007ac0:    SF state
0x12300280:      0x00007b00:    WM state
0x12300284:      0x00007cc0:    CC state
0x12300288:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x1230028c:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300290:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300294:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x12300298:      0x00000018:    buffer 0: sequential, pitch 24b
0x1230029c:      0x00000f48:    buffer address
0x123002a0:      0x00000000:    max index
0x123002a4:      0x00000000:    mbz
0x123002a8:      0x78090003: 3DSTATE_VERTEX_ELEMENTS
0x123002ac:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x123002b0:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x123002b4:      0x0440000c:    buffer 0: valid, type 0x0040, src offset 0x000c bytes
0x123002b8:      0x11130004:    (X, Y, Z, 1.0), dst offset 0x10 bytes
0x123002bc:      0x60020100: CONSTANT_BUFFER: valid
0x123002c0:      0x00000202:    offset: 0x00000200, length: 192 bytes
0x123002c4:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x123002c8:      0x000000a2:    vertex count
0x123002cc:      0x00000000:    start vertex
0x123002d0:      0x00000001:    instance count
0x123002d4:      0x00000000:    start instance
0x123002d8:      0x00000000:    index bias
0x123002dc:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123002e0:      0x000079a0:    VS state
0x123002e4:      0x00000000:    GS state
0x123002e8:      0x00007901:    Clip state
0x123002ec:      0x00007940:    SF state
0x123002f0:      0x00007960:    WM state
0x123002f4:      0x00007cc0:    CC state
0x123002f8:      0x00000000: MI_NOOP
0x123002fc:      0x00000000: MI_NOOP
0x12300300:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300304:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300308:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230030c:      0x60020100: CONSTANT_BUFFER: valid
0x12300310:      0x00000202:    offset: 0x00000200, length: 192 bytes
0x12300314:      0x7b001404: 3DPRIMITIVE: tri strip sequential
0x12300318:      0x0000002a:    vertex count
0x1230031c:      0x000000a2:    start vertex
0x12300320:      0x00000001:    instance count
0x12300324:      0x00000000:    start instance
0x12300328:      0x00000000:    index bias
0x1230032c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300330:      0x00007860:    VS state
0x12300334:      0x00007801:    GS state
0x12300338:      0x00007821:    Clip state
0x1230033c:      0x00007880:    SF state
0x12300340:      0x000078a0:    WM state
0x12300344:      0x00007cc0:    CC state
0x12300348:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x1230034c:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300350:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300354:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x12300358:      0x0000000c:    buffer 0: sequential, pitch 12b
0x1230035c:      0x00002268:    buffer address
0x12300360:      0x00000000:    max index
0x12300364:      0x00000000:    mbz
0x12300368:      0x78090001: 3DSTATE_VERTEX_ELEMENTS
0x1230036c:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x12300370:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x12300374:      0x60020100: CONSTANT_BUFFER: valid
0x12300378:      0x000002c2:    offset: 0x000002c0, length: 192 bytes
0x1230037c:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300380:      0x0000002a:    vertex count
0x12300384:      0x00000000:    start vertex
0x12300388:      0x00000001:    instance count
0x1230038c:      0x00000000:    start instance
0x12300390:      0x00000000:    index bias
0x12300394:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300398:      0x00007860:    VS state
0x1230039c:      0x000077e1:    GS state
0x123003a0:      0x00007821:    Clip state
0x123003a4:      0x00007880:    SF state
0x123003a8:      0x000078a0:    WM state
0x123003ac:      0x00007cc0:    CC state
0x123003b0:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x123003b4:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x123003b8:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x123003bc:      0x60020100: CONSTANT_BUFFER: valid
0x123003c0:      0x000002c2:    offset: 0x000002c0, length: 192 bytes
0x123003c4:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x123003c8:      0x00000028:    vertex count
0x123003cc:      0x0000002a:    start vertex
0x123003d0:      0x00000001:    instance count
0x123003d4:      0x00000000:    start instance
0x123003d8:      0x00000000:    index bias
0x123003dc:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123003e0:      0x00007860:    VS state
0x123003e4:      0x000077c1:    GS state
0x123003e8:      0x00007821:    Clip state
0x123003ec:      0x00007880:    SF state
0x123003f0:      0x000078a0:    WM state
0x123003f4:      0x00007cc0:    CC state
0x123003f8:      0x00000000: MI_NOOP
0x123003fc:      0x00000000: MI_NOOP
0x12300400:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300404:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300408:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230040c:      0x60020100: CONSTANT_BUFFER: valid
0x12300410:      0x00000382:    offset: 0x00000380, length: 192 bytes
0x12300414:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300418:      0x0000002a:    vertex count
0x1230041c:      0x00000052:    start vertex
0x12300420:      0x00000001:    instance count
0x12300424:      0x00000000:    start instance
0x12300428:      0x00000000:    index bias
0x1230042c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300430:      0x00007860:    VS state
0x12300434:      0x000077a1:    GS state
0x12300438:      0x00007821:    Clip state
0x1230043c:      0x00007880:    SF state
0x12300440:      0x000078a0:    WM state
0x12300444:      0x00007cc0:    CC state
0x12300448:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x1230044c:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300450:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x12300454:      0x60020100: CONSTANT_BUFFER: valid
0x12300458:      0x00000382:    offset: 0x00000380, length: 192 bytes
0x1230045c:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x12300460:      0x00000028:    vertex count
0x12300464:      0x0000007c:    start vertex
0x12300468:      0x00000001:    instance count
0x1230046c:      0x00000000:    start instance
0x12300470:      0x00000000:    index bias
0x12300474:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300478:      0x00007860:    VS state
0x1230047c:      0x00007781:    GS state
0x12300480:      0x00007821:    Clip state
0x12300484:      0x00007880:    SF state
0x12300488:      0x000078a0:    WM state
0x1230048c:      0x00007cc0:    CC state
0x12300490:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300494:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300498:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230049c:      0x60020100: CONSTANT_BUFFER: valid
0x123004a0:      0x00000382:    offset: 0x00000380, length: 192 bytes
0x123004a4:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123004a8:      0x00007760:    VS state
0x123004ac:      0x00007781:    GS state
0x123004b0:      0x00007821:    Clip state
0x123004b4:      0x00007880:    SF state
0x123004b8:      0x000078a0:    WM state
0x123004bc:      0x00007cc0:    CC state
0x123004c0:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x123004c4:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x123004c8:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x123004cc:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x123004d0:      0x00000018:    buffer 0: sequential, pitch 24b
0x123004d4:      0x00002a30:    buffer address
0x123004d8:      0x00000000:    max index
0x123004dc:      0x00000000:    mbz
0x123004e0:      0x78090003: 3DSTATE_VERTEX_ELEMENTS
0x123004e4:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x123004e8:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x123004ec:      0x0440000c:    buffer 0: valid, type 0x0040, src offset 0x000c bytes
0x123004f0:      0x11130004:    (X, Y, Z, 1.0), dst offset 0x10 bytes
0x123004f4:      0x60020100: CONSTANT_BUFFER: valid
0x123004f8:      0x00000442:    offset: 0x00000440, length: 192 bytes
0x123004fc:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300500:      0x00000052:    vertex count
0x12300504:      0x00000000:    start vertex
0x12300508:      0x00000001:    instance count
0x1230050c:      0x00000000:    start instance
0x12300510:      0x00000000:    index bias
0x12300514:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300518:      0x00007760:    VS state
0x1230051c:      0x00000000:    GS state
0x12300520:      0x000076c1:    Clip state
0x12300524:      0x00007700:    SF state
0x12300528:      0x00007720:    WM state
0x1230052c:      0x00007cc0:    CC state
0x12300530:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300534:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300538:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230053c:      0x60020100: CONSTANT_BUFFER: valid
0x12300540:      0x00000442:    offset: 0x00000440, length: 192 bytes
0x12300544:      0x7b001404: 3DPRIMITIVE: tri strip sequential
0x12300548:      0x00000016:    vertex count
0x1230054c:      0x00000052:    start vertex
0x12300550:      0x00000001:    instance count
0x12300554:      0x00000000:    start instance
0x12300558:      0x00000000:    index bias
0x1230055c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300560:      0x00007620:    VS state
0x12300564:      0x000075c1:    GS state
0x12300568:      0x000075e1:    Clip state
0x1230056c:      0x00007640:    SF state
0x12300570:      0x00007660:    WM state
0x12300574:      0x00007cc0:    CC state
0x12300578:      0x00000000: MI_NOOP
0x1230057c:      0x00000000: MI_NOOP
0x12300580:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300584:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300588:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230058c:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x12300590:      0x0000000c:    buffer 0: sequential, pitch 12b
0x12300594:      0x000033f0:    buffer address
0x12300598:      0x00000000:    max index
0x1230059c:      0x00000000:    mbz
0x123005a0:      0x78090001: 3DSTATE_VERTEX_ELEMENTS
0x123005a4:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x123005a8:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x123005ac:      0x60020100: CONSTANT_BUFFER: valid
0x123005b0:      0x00000502:    offset: 0x00000500, length: 192 bytes
0x123005b4:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x123005b8:      0x0000002a:    vertex count
0x123005bc:      0x00000000:    start vertex
0x123005c0:      0x00000001:    instance count
0x123005c4:      0x00000000:    start instance
0x123005c8:      0x00000000:    index bias
0x123005cc:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123005d0:      0x00007620:    VS state
0x123005d4:      0x000075a1:    GS state
0x123005d8:      0x000075e1:    Clip state
0x123005dc:      0x00007640:    SF state
0x123005e0:      0x00007660:    WM state
0x123005e4:      0x00007cc0:    CC state
0x123005e8:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x123005ec:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x123005f0:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x123005f4:      0x60020100: CONSTANT_BUFFER: valid
0x123005f8:      0x00000502:    offset: 0x00000500, length: 192 bytes
0x123005fc:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x12300600:      0x00000028:    vertex count
0x12300604:      0x0000002a:    start vertex
0x12300608:      0x00000001:    instance count
0x1230060c:      0x00000000:    start instance
0x12300610:      0x00000000:    index bias
0x12300614:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300618:      0x00007620:    VS state
0x1230061c:      0x00007581:    GS state
0x12300620:      0x000075e1:    Clip state
0x12300624:      0x00007640:    SF state
0x12300628:      0x00007660:    WM state
0x1230062c:      0x00007cc0:    CC state
0x12300630:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300634:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300638:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230063c:      0x60020100: CONSTANT_BUFFER: valid
0x12300640:      0x000005c2:    offset: 0x000005c0, length: 192 bytes
0x12300644:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300648:      0x0000002a:    vertex count
0x1230064c:      0x00000052:    start vertex
0x12300650:      0x00000001:    instance count
0x12300654:      0x00000000:    start instance
0x12300658:      0x00000000:    index bias
0x1230065c:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300660:      0x00007620:    VS state
0x12300664:      0x00007561:    GS state
0x12300668:      0x000075e1:    Clip state
0x1230066c:      0x00007640:    SF state
0x12300670:      0x00007660:    WM state
0x12300674:      0x00007cc0:    CC state
0x12300678:      0x00000000: MI_NOOP
0x1230067c:      0x00000000: MI_NOOP
0x12300680:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300684:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300688:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230068c:      0x60020100: CONSTANT_BUFFER: valid
0x12300690:      0x000005c2:    offset: 0x000005c0, length: 192 bytes
0x12300694:      0x7b001c04: 3DPRIMITIVE: quad list sequential
0x12300698:      0x00000028:    vertex count
0x1230069c:      0x0000007c:    start vertex
0x123006a0:      0x00000001:    instance count
0x123006a4:      0x00000000:    start instance
0x123006a8:      0x00000000:    index bias
0x123006ac:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123006b0:      0x00007620:    VS state
0x123006b4:      0x00007541:    GS state
0x123006b8:      0x000075e1:    Clip state
0x123006bc:      0x00007640:    SF state
0x123006c0:      0x00007660:    WM state
0x123006c4:      0x00007cc0:    CC state
0x123006c8:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x123006cc:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x123006d0:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x123006d4:      0x60020100: CONSTANT_BUFFER: valid
0x123006d8:      0x000005c2:    offset: 0x000005c0, length: 192 bytes
0x123006dc:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x123006e0:      0x00007520:    VS state
0x123006e4:      0x00007541:    GS state
0x123006e8:      0x000075e1:    Clip state
0x123006ec:      0x00007640:    SF state
0x123006f0:      0x00007660:    WM state
0x123006f4:      0x00007cc0:    CC state
0x123006f8:      0x00000000: MI_NOOP
0x123006fc:      0x00000000: MI_NOOP
0x12300700:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300704:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300708:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230070c:      0x78080003: 3DSTATE_VERTEX_BUFFERS
0x12300710:      0x00000018:    buffer 0: sequential, pitch 24b
0x12300714:      0x00003bb8:    buffer address
0x12300718:      0x00000000:    max index
0x1230071c:      0x00000000:    mbz
0x12300720:      0x78090003: 3DSTATE_VERTEX_ELEMENTS
0x12300724:      0x04400000:    buffer 0: valid, type 0x0040, src offset 0x0000 bytes
0x12300728:      0x11130000:    (X, Y, Z, 1.0), dst offset 0x00 bytes
0x1230072c:      0x0440000c:    buffer 0: valid, type 0x0040, src offset 0x000c bytes
0x12300730:      0x11130004:    (X, Y, Z, 1.0), dst offset 0x10 bytes
0x12300734:      0x60020100: CONSTANT_BUFFER: valid
0x12300738:      0x00000682:    offset: 0x00000680, length: 192 bytes
0x1230073c:      0x7b002004: 3DPRIMITIVE: quad strip sequential
0x12300740:      0x00000052:    vertex count
0x12300744:      0x00000000:    start vertex
0x12300748:      0x00000001:    instance count
0x1230074c:      0x00000000:    start instance
0x12300750:      0x00000000:    index bias
0x12300754:      0x78000005: 3DSTATE_PIPELINED_POINTERS
0x12300758:      0x00007520:    VS state
0x1230075c:      0x00000000:    GS state
0x12300760:      0x00007481:    Clip state
0x12300764:      0x000074c0:    SF state
0x12300768:      0x000074e0:    WM state
0x1230076c:      0x00007cc0:    CC state
0x12300770:      0x60003f01: URB_FENCE: cs vfe sf clip gs vs 
0x12300774:      0x0320a020:    vs fence: 32, clip_fence: 50, gs_fence: 40
0x12300778:      0x10000042:    sf fence: 66, vfe_fence: 0, cs_fence: 256
0x1230077c:      0x60020100: CONSTANT_BUFFER: valid
0x12300780:      0x00000682:    offset: 0x00000680, length: 192 bytes
0x12300784:      0x7b001404: 3DPRIMITIVE: tri strip sequential
0x12300788:      0x00000016:    vertex count
0x1230078c:      0x00000052:    start vertex
0x12300790:      0x00000001:    instance count
0x12300794:      0x00000000:    start instance
0x12300798:      0x00000000:    index bias
0x1230079c:      0x05000000: MI_BATCH_BUFFER_END
1226' href='#n1226'>1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225
/*
 * Copyright (C) 2007 Ben Skeggs.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sublicense, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#include "drmP.h"
#include "drm.h"
#include "nouveau_drv.h"

/* The sizes are taken from the difference between the start of two
 * grctx addresses while running the nvidia driver.  Probably slightly
 * larger than they actually are, because of other objects being created
 * between the contexts
 */
#define NV40_GRCTX_SIZE (175*1024)
#define NV41_GRCTX_SIZE (92*1024)
#define NV43_GRCTX_SIZE (70*1024)
#define NV46_GRCTX_SIZE (70*1024) /* probably ~64KiB */
#define NV47_GRCTX_SIZE (125*1024)
#define NV49_GRCTX_SIZE (164640)
#define NV4A_GRCTX_SIZE (64*1024)
#define NV4B_GRCTX_SIZE (164640)
#define NV4C_GRCTX_SIZE (25*1024)
#define NV4E_GRCTX_SIZE (25*1024)

/*TODO: deciper what each offset in the context represents. The below
 *      contexts are taken from dumps just after the 3D object is
 *      created.
 */
static void
nv40_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	/* Always has the "instance address" of itself at offset 0 */
	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	/* unknown */
	INSTANCE_WR(ctx, 0x00024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x0016c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00170/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00174/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0017c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00180/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00184/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00188/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0018c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0019c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001a0/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001b0/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001c0/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0039c/4, 0x00000010);
	INSTANCE_WR(ctx, 0x00480/4, 0x00000100);
	INSTANCE_WR(ctx, 0x00494/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00498/4, 0x00080060);
	INSTANCE_WR(ctx, 0x004b4/4, 0x00000080);
	INSTANCE_WR(ctx, 0x004b8/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x004bc/4, 0x00000001);
	INSTANCE_WR(ctx, 0x004d0/4, 0x46400000);
	INSTANCE_WR(ctx, 0x004ec/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x004f8/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x004fc/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00504/4, 0x00011100);
	for (i=0x00520; i<=0x0055c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00568/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x00594/4, 0x30201000);
	INSTANCE_WR(ctx, 0x00598/4, 0x70605040);
	INSTANCE_WR(ctx, 0x0059c/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x005a0/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x005b4/4, 0x40100000);
	INSTANCE_WR(ctx, 0x005cc/4, 0x00000004);
	INSTANCE_WR(ctx, 0x005d8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0060c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00610/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00614/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00618/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00628/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0062c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00630/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00640/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x0067c/4, 0x00ffff00);
	/* 0x680-0x6BC - NV30_TCL_PRIMITIVE_3D_TX_ADDRESS_UNIT(0-15) */
	/* 0x6C0-0x6FC - NV30_TCL_PRIMITIVE_3D_TX_FORMAT_UNIT(0-15) */
	for (i=0x006C0; i<=0x006fc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	/* 0x700-0x73C - NV30_TCL_PRIMITIVE_3D_TX_WRAP_UNIT(0-15) */
	for (i=0x00700; i<=0x0073c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	/* 0x740-0x77C - NV30_TCL_PRIMITIVE_3D_TX_ENABLE_UNIT(0-15) */
	/* 0x780-0x7BC - NV30_TCL_PRIMITIVE_3D_TX_SWIZZLE_UNIT(0-15) */
	for (i=0x00780; i<=0x007bc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	/* 0x7C0-0x7FC - NV30_TCL_PRIMITIVE_3D_TX_FILTER_UNIT(0-15) */
	for (i=0x007c0; i<=0x007fc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	/* 0x800-0x83C - NV30_TCL_PRIMITIVE_3D_TX_XY_DIM_UNIT(0-15) */
	for (i=0x00800; i<=0x0083c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	/* 0x840-0x87C - NV30_TCL_PRIMITIVE_3D_TX_UNK07_UNIT(0-15) */
	/* 0x880-0x8BC - NV30_TCL_PRIMITIVE_3D_TX_DEPTH_UNIT(0-15) */
	for (i=0x00880; i<=0x008bc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	/* unknown */
	for (i=0x00910; i<=0x0091c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x00920; i<=0x0092c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x00940; i<=0x0094c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x00960; i<=0x0096c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x00980/4, 0x00000002);
	INSTANCE_WR(ctx, 0x009b4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x009c0/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x009c4/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x009c8/4, 0x60103f00);
	INSTANCE_WR(ctx, 0x009d4/4, 0x00020000);
	INSTANCE_WR(ctx, 0x00a08/4, 0x00008100);
	INSTANCE_WR(ctx, 0x00aac/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00af0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00af8/4, 0x80800001);
	INSTANCE_WR(ctx, 0x00bcc/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00bf8/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00bfc/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c00/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c04/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c08/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c0c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c44/4, 0x00000001);
	for (i=0x03008; i<=0x03080; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x05288; i<=0x08570; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x08628; i<=0x08e18; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x0bd28; i<=0x0f010; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0f0c8; i<=0x0f8b8; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x127c8; i<=0x15ab0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x15b68; i<=0x16358; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x19268; i<=0x1c550; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x1c608; i<=0x1cdf8; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x1fd08; i<=0x22ff0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x230a8; i<=0x23898; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x267a8; i<=0x29a90; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x29b48; i<=0x2a338; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv41_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00000024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0000011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00000120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00000128/4, 0x02008821);
	for (i = 0x00000178; i <= 0x00000180; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00000188/4, 0x00000040);
	for (i = 0x00000194; i <= 0x000001b0; i += 4)
		INSTANCE_WR(ctx, i/4, 0x80000000);
	INSTANCE_WR(ctx, 0x000001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00000340/4, 0x00040000);
	for (i = 0x00000350; i <= 0x0000035c; i += 4)
		INSTANCE_WR(ctx, i/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00000388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0000039c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x000003cc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x000003d0/4, 0x00080060);
	INSTANCE_WR(ctx, 0x000003ec/4, 0x00000080);
	INSTANCE_WR(ctx, 0x000003f0/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x000003f4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000408/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00000418/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00000424/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00000428/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00000430/4, 0x00011100);
	for (i = 0x0000044c; i <= 0x00000488; i += 4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00000494/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x000004bc/4, 0x30201000);
	INSTANCE_WR(ctx, 0x000004c0/4, 0x70605040);
	INSTANCE_WR(ctx, 0x000004c4/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x000004c8/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x000004dc/4, 0x40100000);
	INSTANCE_WR(ctx, 0x000004f8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0000052c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00000530/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00000534/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00000538/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00000548/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0000054c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00000550/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000560/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x00000598/4, 0x00ffff00);
	for (i = 0x000005dc; i <= 0x00000618; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i = 0x0000061c; i <= 0x00000658; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i = 0x0000069c; i <= 0x000006d8; i += 4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i = 0x000006dc; i <= 0x00000718; i += 4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i = 0x0000071c; i <= 0x00000758; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i = 0x0000079c; i <= 0x000007d8; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i = 0x0000082c; i <= 0x00000838; i += 4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i = 0x0000083c; i <= 0x00000848; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i = 0x0000085c; i <= 0x00000868; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i = 0x0000087c; i <= 0x00000888; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x0000089c/4, 0x00000002);
	INSTANCE_WR(ctx, 0x000008d0/4, 0x00000021);
	INSTANCE_WR(ctx, 0x000008d4/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x000008e0/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x000008e4/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x000008e8/4, 0x20103f00);
	INSTANCE_WR(ctx, 0x000008f4/4, 0x00020000);
	INSTANCE_WR(ctx, 0x0000092c/4, 0x00008100);
	INSTANCE_WR(ctx, 0x000009b8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x000009fc/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00000a04/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00000a08/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00000aac/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00000ab8/4, 0x0000ffff);
	for (i = 0x00000ad4; i <= 0x00000ae4; i += 4)
		INSTANCE_WR(ctx, i/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00000ae8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000b20/4, 0x00000001);
	for (i = 0x00002ee8; i <= 0x00002f60; i += 8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i = 0x00005168; i <= 0x00007358; i += 24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i = 0x00007368; i <= 0x00007758; i += 16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i = 0x0000a068; i <= 0x0000c258; i += 24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i = 0x0000c268; i <= 0x0000c658; i += 16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i = 0x0000ef68; i <= 0x00011158; i += 24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i = 0x00011168; i <= 0x00011558; i += 16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i = 0x00013e68; i <= 0x00016058; i += 24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i = 0x00016068; i <= 0x00016458; i += 16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
};

static void
nv43_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00178/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0017c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00180/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00188/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00194/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00198/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0019c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001a0/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001a4/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001a8/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001ac/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001b0/4, 0x80000000);
	INSTANCE_WR(ctx, 0x001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0039c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x003cc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003d0/4, 0x00080060);
	INSTANCE_WR(ctx, 0x003ec/4, 0x00000080);
	INSTANCE_WR(ctx, 0x003f0/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x003f4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00408/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00418/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00424/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00428/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00430/4, 0x00011100);
	for (i=0x0044c; i<=0x00488; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00494/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x004bc/4, 0x30201000);
	INSTANCE_WR(ctx, 0x004c0/4, 0x70605040);
	INSTANCE_WR(ctx, 0x004c4/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x004c8/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x004dc/4, 0x40100000);
	INSTANCE_WR(ctx, 0x004f8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0052c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00530/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00534/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00538/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00548/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0054c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00550/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00560/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x00598/4, 0x00ffff00);
	for (i=0x005dc; i<=0x00618; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x0061c; i<=0x00658; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x0069c; i<=0x006d8; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x006dc; i<=0x00718; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x0071c; i<=0x00758; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x0079c; i<=0x007d8; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x0082c; i<=0x00838; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x0083c; i<=0x00848; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x0085c; i<=0x00868; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x0087c; i<=0x00888; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x0089c/4, 0x00000002);
	INSTANCE_WR(ctx, 0x008d0/4, 0x00000021);
	INSTANCE_WR(ctx, 0x008d4/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x008e0/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x008e4/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x008e8/4, 0x0c103f00);
	INSTANCE_WR(ctx, 0x008f4/4, 0x00020000);
	INSTANCE_WR(ctx, 0x0092c/4, 0x00008100);
	INSTANCE_WR(ctx, 0x009b8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x009fc/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00a04/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00a08/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00a8c/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00a98/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00ab4/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00ab8/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00abc/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00ac0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00af8/4, 0x00000001);
	for (i=0x02ec0; i<=0x02f38; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x04c80; i<=0x06e70; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x06e80; i<=0x07270; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x096c0; i<=0x0b8b0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0b8c0; i<=0x0bcb0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x0e100; i<=0x102f0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x10300; i<=0x106f0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
};

static void
nv46_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00040/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00044/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0004c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00138/4, 0x20010001);
	INSTANCE_WR(ctx, 0x0013c/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00144/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00174/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00178/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0017c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00180/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00184/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00188/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0018c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00190/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00194/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00198/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0019c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001a4/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001ec/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x0035c/4, 0x00040000);
	INSTANCE_WR(ctx, 0x0036c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00370/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00374/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00378/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003a4/4, 0x00000008);
	INSTANCE_WR(ctx, 0x003b8/4, 0x00003010);
	INSTANCE_WR(ctx, 0x003dc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003e0/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003e4/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003e8/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003ec/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003f0/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003f4/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003f8/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003fc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00400/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00404/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00408/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0040c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00410/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00414/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00418/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004b0/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004b4/4, 0x00080060);
	INSTANCE_WR(ctx, 0x004d0/4, 0x00000080);
	INSTANCE_WR(ctx, 0x004d4/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x004d8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x004ec/4, 0x46400000);
	INSTANCE_WR(ctx, 0x004fc/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00500/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00504/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00508/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0050c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00510/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00514/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00518/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0051c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00520/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00524/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00528/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0052c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00530/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00534/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00538/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0053c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00550/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00554/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x0055c/4, 0x00011100);
	for (i=0x00578; i<0x005b4; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c0/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x005e8/4, 0x30201000);
	INSTANCE_WR(ctx, 0x005ec/4, 0x70605040);
	INSTANCE_WR(ctx, 0x005f0/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x005f4/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x00608/4, 0x40100000);
	INSTANCE_WR(ctx, 0x00624/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00658/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x0065c/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00660/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00664/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00674/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00678/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x0067c/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0068c/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x006c8/4, 0x00ffff00);
	for (i=0x0070c; i<=0x00748; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x0074c; i<=0x00788; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x007cc; i<=0x00808; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x0080c; i<=0x00848; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x0084c; i<=0x00888; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x008cc; i<=0x00908; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x0095c; i<=0x00968; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x0096c; i<=0x00978; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x0098c; i<=0x00998; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x009ac; i<=0x009b8; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x009cc/4, 0x00000002);
	INSTANCE_WR(ctx, 0x00a00/4, 0x00000421);
	INSTANCE_WR(ctx, 0x00a04/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x00a08/4, 0x00011001);
	INSTANCE_WR(ctx, 0x00a14/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x00a18/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x00a1c/4, 0x0c103f00);
	INSTANCE_WR(ctx, 0x00a28/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00a60/4, 0x00008100);
	INSTANCE_WR(ctx, 0x00aec/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00b30/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00b38/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00b3c/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00bc0/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00bcc/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00be8/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00bec/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00bf0/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00bf4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00c2c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00c30/4, 0x08e00001);
	INSTANCE_WR(ctx, 0x00c34/4, 0x000e3000);
	for (i=0x017f8; i<=0x01870; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x035b8; i<=0x057a8; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x057b8; i<=0x05ba8; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x07f38; i<=0x0a128; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0a138; i<=0x0a528; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x0c8b8; i<=0x0eaa8; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0eab8; i<=0x0eea8; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

/* This may only work on 7800 AGP cards, will include a warning */
static void
nv47_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00000024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0000011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00000120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00000128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00000178/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0000017c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00000180/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00000188/4, 0x00000040);
	for (i=0x00000194; i<=0x000001b0; i+=4)
		INSTANCE_WR(ctx, i/4, 0x80000000);
	INSTANCE_WR(ctx, 0x000001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00000340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00000350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00000354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00000358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0000035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00000388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0000039c/4, 0x00001010);
	for (i=0x000003c0; i<=0x000003fc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00000454/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00000458/4, 0x00080060);
	INSTANCE_WR(ctx, 0x00000474/4, 0x00000080);
	INSTANCE_WR(ctx, 0x00000478/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x0000047c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000490/4, 0x46400000);
	INSTANCE_WR(ctx, 0x000004a0/4, 0xffff0000);
	for (i=0x000004a4; i<=0x000004e0; i+=4)
		INSTANCE_WR(ctx, i/4, 0x88888888);
	INSTANCE_WR(ctx, 0x000004f4/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x000004f8/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00000500/4, 0x00011100);
	for (i=0x0000051c; i<=0x00000558; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00000564/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x0000058c/4, 0x30201000);
	INSTANCE_WR(ctx, 0x00000590/4, 0x70605040);
	INSTANCE_WR(ctx, 0x00000594/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x00000598/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x000005ac/4, 0x40100000);
	INSTANCE_WR(ctx, 0x000005c8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x000005fc/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00000600/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00000604/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00000608/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00000618/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0000061c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00000620/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00000630/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x0000066c/4, 0x00ffff00);
	for (i=0x000006b0; i<=0x000006ec; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x000006f0; i<=0x0000072c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x00000770; i<=0x000007ac; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x000007b0; i<=0x000007ec; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x000007f0; i<=0x0000082c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x00000870; i<=0x000008ac; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	INSTANCE_WR(ctx, 0x00000900/4, 0x0001bc80);
	INSTANCE_WR(ctx, 0x00000904/4, 0x0001bc80);
	INSTANCE_WR(ctx, 0x00000908/4, 0x0001bc80);
	INSTANCE_WR(ctx, 0x0000090c/4, 0x0001bc80);
	INSTANCE_WR(ctx, 0x00000910/4, 0x00000202);
	INSTANCE_WR(ctx, 0x00000914/4, 0x00000202);
	INSTANCE_WR(ctx, 0x00000918/4, 0x00000202);
	INSTANCE_WR(ctx, 0x0000091c/4, 0x00000202);
	for (i=0x00000930; i<=0x0000095c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	INSTANCE_WR(ctx, 0x00000970/4, 0x00000002);
	INSTANCE_WR(ctx, 0x000009a4/4, 0x00000021);
	INSTANCE_WR(ctx, 0x000009a8/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x000009b4/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x000009b8/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x000009bc/4, 0x40103f00);
	INSTANCE_WR(ctx, 0x000009c8/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00000a00/4, 0x00008100);
	INSTANCE_WR(ctx, 0x00000a8c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000ad0/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00000adc/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00000ae0/4, 0x00888001);
	for (i=0x00000b10; i<=0x00000b8c; i+=4)
		INSTANCE_WR(ctx, i/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00000bb4/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00000bc0/4, 0x0000ffff);
	for (i=0x00000bdc; i<=0x00000bf8; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00000bfc/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000c34/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00000c38/4, 0x08e00001);
	INSTANCE_WR(ctx, 0x00000c3c/4, 0x000e3000);
	for (i=0x00003000; i<=0x00003078; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x00004dc0; i<=0x00006fb0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x00006fc0; i<=0x000073b0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x00009800; i<=0x0000b9f0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0000ba00; i<=0x00010430; i+=24)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x00010440; i<=0x00010830; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x00012c80; i<=0x00014e70; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x00014e80; i<=0x00015270; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x000176c0; i<=0x000198b0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x000198c0; i<=0x00019cb0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x0001c100; i<=0x0001e2f0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0001e300; i<=0x0001e6f0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv49_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00004/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00008/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x0000c/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00010/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00014/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00018/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x0001c/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00020/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x000c4/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x000c8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x000d0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x001bc/4, 0x20010001);
	INSTANCE_WR(ctx, 0x001c0/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x001c8/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00218/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0021c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00220/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00228/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00234/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00238/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0023c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00240/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00244/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00248/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0024c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00250/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00270/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x003e0/4, 0x00040000);
	INSTANCE_WR(ctx, 0x003f0/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003f4/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003f8/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003fc/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00428/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0043c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x00460/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00464/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00468/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0046c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00470/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00474/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00478/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0047c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00480/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00484/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00488/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0048c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00490/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00494/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00498/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0049c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004f4/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004f8/4, 0x00080060);
	INSTANCE_WR(ctx, 0x00514/4, 0x00000080);
	INSTANCE_WR(ctx, 0x00518/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x0051c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00530/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00540/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00544/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00548/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0054c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00550/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00554/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00558/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0055c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00560/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00564/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00568/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0056c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00570/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00574/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00578/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0057c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00580/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00594/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00598/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x005a0/4, 0x00011100);
	INSTANCE_WR(ctx, 0x005bc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005cc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005dc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005ec/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00604/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x0062c/4, 0x30201000);
	INSTANCE_WR(ctx, 0x00630/4, 0x70605040);
	INSTANCE_WR(ctx, 0x00634/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x00638/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x0064c/4, 0x40100000);
	INSTANCE_WR(ctx, 0x00668/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0069c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x006a0/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x006a4/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x006a8/4, 0x00000098);
	INSTANCE_WR(ctx, 0x006b8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x006bc/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x006c0/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x006d0/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x0070c/4, 0x00ffff00);
	for (i=0x00750; i<=0x0078c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x00790; i<=0x007cc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x00810; i<=0x0084c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x00850; i<=0x0088c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x00890; i<=0x008cc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x00910; i<=0x0094c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x009a0; i<=0x009ac; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x009b0; i<=0x009bc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x009d0; i<=0x009dc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x009f0; i<=0x009fc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x00a10/4, 0x00000002);
	INSTANCE_WR(ctx, 0x00a44/4, 0x00000421);
	INSTANCE_WR(ctx, 0x00a48/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x00a54/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x00a58/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x00a5c/4, 0x20103f00);
	INSTANCE_WR(ctx, 0x00a68/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00aa0/4, 0x00008100);
	INSTANCE_WR(ctx, 0x00b2c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00b70/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00b7c/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00b80/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00bb0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bb4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bb8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bbc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bcc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bdc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bec/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bfc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c00/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c04/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c08/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c0c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c10/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c14/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c18/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c1c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c20/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c24/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c28/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c2c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c54/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00c60/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00c7c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c80/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c84/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c88/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c8c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c90/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c94/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c98/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c9c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00cd4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00cd8/4, 0x08e00001);
	INSTANCE_WR(ctx, 0x00cdc/4, 0x000e3000);
	for(i=0x030a0; i<=0x03118; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x098a0; i<=0x0ba90; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x0baa0; i<=0x0be90; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x0e2e0; i<=0x0fff0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x10008; i<=0x104d0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x104e0; i<=0x108d0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x12d20; i<=0x14f10; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x14f20; i<=0x15310; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x17760; i<=0x19950; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x19960; i<=0x19d50; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x1c1a0; i<=0x1e390; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x1e3a0; i<=0x1e790; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x20be0; i<=0x22dd0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x22de0; i<=0x231d0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv4a_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00158/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0015c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00160/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00164/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00168/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0016c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00170/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00174/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00178/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0017c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00180/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00188/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0039c/4, 0x00003010);
	INSTANCE_WR(ctx, 0x003cc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003d0/4, 0x00080060);
	INSTANCE_WR(ctx, 0x003ec/4, 0x00000080);
	INSTANCE_WR(ctx, 0x003f0/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x003f4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00408/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00418/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00424/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00428/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00430/4, 0x00011100);
	for (i=0x0044c; i<=0x00488; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00494/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x004bc/4, 0x30201000);
	INSTANCE_WR(ctx, 0x004c0/4, 0x70605040);
	INSTANCE_WR(ctx, 0x004c4/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x004c8/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x004dc/4, 0x40100000);
	INSTANCE_WR(ctx, 0x004f8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0052c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00530/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00534/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00538/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00548/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0054c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00550/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0055c/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x00594/4, 0x00ffff00);
	for (i=0x005d8; i<=0x00614; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x00618; i<=0x00654; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x00698; i<=0x006d4; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x006d8; i<=0x00714; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x00718; i<=0x00754; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x00798; i<=0x007d4; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x00828; i<=0x00834; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x00838; i<=0x00844; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x00858; i<=0x00864; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x00878; i<=0x00884; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x00898/4, 0x00000002);
	INSTANCE_WR(ctx, 0x008cc/4, 0x00000021);
	INSTANCE_WR(ctx, 0x008d0/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x008d4/4, 0x00011001);
	INSTANCE_WR(ctx, 0x008e0/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x008e4/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x008e8/4, 0x0c103f00);
	INSTANCE_WR(ctx, 0x008f4/4, 0x00040000);
	INSTANCE_WR(ctx, 0x0092c/4, 0x00008100);
	INSTANCE_WR(ctx, 0x009b8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x009fc/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00a04/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00a08/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00a8c/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00a98/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00ab4/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00ab8/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00abc/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00ac0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00af8/4, 0x00000001);
	for (i=0x016c0; i<=0x01738; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x03840; i<=0x05670; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x05680; i<=0x05a70; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x07e00; i<=0x09ff0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0a000; i<=0x0a3f0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x0c780; i<=0x0e970; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x0e980; i<=0x0ed70; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv4b_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00004/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00008/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x0000c/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00010/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00014/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00018/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x0001c/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x00020/4, 0x0000c040);
	INSTANCE_WR(ctx, 0x000c4/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x000c8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x000d0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x001bc/4, 0x20010001);
	INSTANCE_WR(ctx, 0x001c0/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x001c8/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00218/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0021c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00220/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00228/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00234/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00238/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0023c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00240/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00244/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00248/4, 0x80000000);
	INSTANCE_WR(ctx, 0x0024c/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00250/4, 0x80000000);
	INSTANCE_WR(ctx, 0x00270/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x003e0/4, 0x00040000);
	INSTANCE_WR(ctx, 0x003f0/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003f4/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003f8/4, 0x55555555);
	INSTANCE_WR(ctx, 0x003fc/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00428/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0043c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x00460/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00464/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00468/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0046c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00470/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00474/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00478/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0047c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00480/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00484/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00488/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0048c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00490/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00494/4, 0x00000111);
	INSTANCE_WR(ctx, 0x00498/4, 0x00000111);
	INSTANCE_WR(ctx, 0x0049c/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004f4/4, 0x00000111);
	INSTANCE_WR(ctx, 0x004f8/4, 0x00080060);
	INSTANCE_WR(ctx, 0x00514/4, 0x00000080);
	INSTANCE_WR(ctx, 0x00518/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x0051c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00530/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00540/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00544/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00548/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0054c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00550/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00554/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00558/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0055c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00560/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00564/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00568/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0056c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00570/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00574/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00578/4, 0x88888888);
	INSTANCE_WR(ctx, 0x0057c/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00580/4, 0x88888888);
	INSTANCE_WR(ctx, 0x00594/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00598/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x005a0/4, 0x00011100);
	INSTANCE_WR(ctx, 0x005bc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005c8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005cc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005d8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005dc/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005e8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005ec/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f0/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f4/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x005f8/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00604/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x0062c/4, 0x30201000);
	INSTANCE_WR(ctx, 0x00630/4, 0x70605040);
	INSTANCE_WR(ctx, 0x00634/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x00638/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x0064c/4, 0x40100000);
	INSTANCE_WR(ctx, 0x00668/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0069c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x006a0/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x006a4/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x006a8/4, 0x00000098);
	INSTANCE_WR(ctx, 0x006b8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x006bc/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x006c0/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x006d0/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x0070c/4, 0x00ffff00);
	for (i=0x00750; i<=0x0078c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x00790; i<=0x007cc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x00810; i<=0x0084c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x00850; i<=0x0088c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x00890; i<=0x008cc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x00910; i<=0x0094c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x009a0; i<=0x009ac; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x009b0; i<=0x009bc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x009d0; i<=0x009dc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x009f0; i<=0x009fc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x00a10/4, 0x00000002);
	INSTANCE_WR(ctx, 0x00a44/4, 0x00000421);
	INSTANCE_WR(ctx, 0x00a48/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x00a54/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x00a58/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x00a5c/4, 0x20103f00);
	INSTANCE_WR(ctx, 0x00a68/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00aa0/4, 0x00008100);
	INSTANCE_WR(ctx, 0x00b2c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00b70/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00b7c/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00b80/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00bb0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bb4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bb8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bbc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bc8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bcc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bd8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bdc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00be8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bec/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf0/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf4/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bf8/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00bfc/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c00/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c04/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c08/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c0c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c10/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c14/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c18/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c1c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c20/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c24/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c28/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c2c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00c54/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00c60/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00c7c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c80/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c84/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c88/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c8c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c90/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c94/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c98/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00c9c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00cd4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00cd8/4, 0x08e00001);
	INSTANCE_WR(ctx, 0x00cdc/4, 0x000e3000);
	for(i=0x030a0; i<=0x03118; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x098a0; i<=0x0ba90; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x0baa0; i<=0x0be90; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x0e2e0; i<=0x0fff0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x10008; i<=0x104d0; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x104e0; i<=0x108d0; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x12d20; i<=0x14f10; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x14f20; i<=0x15310; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for(i=0x17760; i<=0x19950; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for(i=0x19960; i<=0x19d50; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv4c_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00158/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0015c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00160/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00164/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00168/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0016c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00170/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00174/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00178/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0017c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00180/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00188/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0039c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x003d0/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003d4/4, 0x00080060);
	INSTANCE_WR(ctx, 0x003f0/4, 0x00000080);
	INSTANCE_WR(ctx, 0x003f4/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x003f8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0040c/4, 0x46400000);
	INSTANCE_WR(ctx, 0x0041c/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00428/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x0042c/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00434/4, 0x00011100);
	for (i=0x00450; i<0x0048c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00498/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x004c0/4, 0x30201000);
	INSTANCE_WR(ctx, 0x004c4/4, 0x70605040);
	INSTANCE_WR(ctx, 0x004c8/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x004cc/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x004e0/4, 0x40100000);
	INSTANCE_WR(ctx, 0x004fc/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00530/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00534/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00538/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x0053c/4, 0x00000098);
	INSTANCE_WR(ctx, 0x0054c/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x00550/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00554/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00564/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x0059c/4, 0x00ffff00);
	for (i=0x005e0; i<=0x0061c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x00620; i<=0x0065c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x006a0; i<=0x006dc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x006e0; i<=0x0071c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x00720; i<=0x0075c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x007a0; i<=0x007dc; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x00830; i<=0x0083c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x00840; i<=0x0084c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x00860; i<=0x0086c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x00880; i<=0x0088c; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x008a0/4, 0x00000002);
	INSTANCE_WR(ctx, 0x008d4/4, 0x00000020);
	INSTANCE_WR(ctx, 0x008d8/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x008dc/4, 0x00011001);
	INSTANCE_WR(ctx, 0x008e8/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x008ec/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x008f0/4, 0x0c103f00);
	INSTANCE_WR(ctx, 0x008fc/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00934/4, 0x00008100);
	INSTANCE_WR(ctx, 0x009c0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00a04/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00a0c/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00a10/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00a74/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00a80/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00a9c/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00aa0/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00ad8/4, 0x00000001);
	for (i=0x016a0; i<0x01718; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x03460; i<0x05650; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x05660; i<0x05a50; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

static void
nv4e_graph_context_init(struct drm_device *dev, struct nouveau_gpuobj *ctx)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	int i;

	INSTANCE_WR(ctx, 0x00000/4, ctx->im_pramin->start);
	INSTANCE_WR(ctx, 0x00024/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00028/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00030/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0011c/4, 0x20010001);
	INSTANCE_WR(ctx, 0x00120/4, 0x0f73ef00);
	INSTANCE_WR(ctx, 0x00128/4, 0x02008821);
	INSTANCE_WR(ctx, 0x00158/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0015c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00160/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00164/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00168/4, 0x00000001);
	INSTANCE_WR(ctx, 0x0016c/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00170/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00174/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00178/4, 0x00000040);
	INSTANCE_WR(ctx, 0x0017c/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00180/4, 0x00000040);
	INSTANCE_WR(ctx, 0x00188/4, 0x00000040);
	INSTANCE_WR(ctx, 0x001d0/4, 0x0b0b0b0c);
	INSTANCE_WR(ctx, 0x00340/4, 0x00040000);
	INSTANCE_WR(ctx, 0x00350/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00354/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00358/4, 0x55555555);
	INSTANCE_WR(ctx, 0x0035c/4, 0x55555555);
	INSTANCE_WR(ctx, 0x00388/4, 0x00000008);
	INSTANCE_WR(ctx, 0x0039c/4, 0x00001010);
	INSTANCE_WR(ctx, 0x003cc/4, 0x00000111);
	INSTANCE_WR(ctx, 0x003d0/4, 0x00080060);
	INSTANCE_WR(ctx, 0x003ec/4, 0x00000080);
	INSTANCE_WR(ctx, 0x003f0/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x003f4/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00408/4, 0x46400000);
	INSTANCE_WR(ctx, 0x00418/4, 0xffff0000);
	INSTANCE_WR(ctx, 0x00424/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00428/4, 0x0fff0000);
	INSTANCE_WR(ctx, 0x00430/4, 0x00011100);
	for (i=0x0044c; i<=0x00488; i+=4)
		INSTANCE_WR(ctx, i/4, 0x07ff0000);
	INSTANCE_WR(ctx, 0x00494/4, 0x4b7fffff);
	INSTANCE_WR(ctx, 0x004bc/4, 0x30201000);
	INSTANCE_WR(ctx, 0x004c0/4, 0x70605040);
	INSTANCE_WR(ctx, 0x004c4/4, 0xb8a89888);
	INSTANCE_WR(ctx, 0x004c8/4, 0xf8e8d8c8);
	INSTANCE_WR(ctx, 0x004dc/4, 0x40100000);
	INSTANCE_WR(ctx, 0x004f8/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0052c/4, 0x435185d6);
	INSTANCE_WR(ctx, 0x00530/4, 0x2155b699);
	INSTANCE_WR(ctx, 0x00534/4, 0xfedcba98);
	INSTANCE_WR(ctx, 0x00538/4, 0x00000098);
	INSTANCE_WR(ctx, 0x00548/4, 0xffffffff);
	INSTANCE_WR(ctx, 0x0054c/4, 0x00ff7000);
	INSTANCE_WR(ctx, 0x00550/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x0055c/4, 0x00ff0000);
	INSTANCE_WR(ctx, 0x00594/4, 0x00ffff00);
	for (i=0x005d8; i<=0x00614; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00018488);
	for (i=0x00618; i<=0x00654; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00028202);
	for (i=0x00698; i<=0x006d4; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0000aae4);
	for (i=0x006d8; i<=0x00714; i+=4)
		INSTANCE_WR(ctx, i/4, 0x01012000);
	for (i=0x00718; i<=0x00754; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	for (i=0x00798; i<=0x007d4; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00100008);
	for (i=0x00828; i<=0x00834; i+=4)
		INSTANCE_WR(ctx, i/4, 0x0001bc80);
	for (i=0x00838; i<=0x00844; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000202);
	for (i=0x00858; i<=0x00864; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00000008);
	for (i=0x00878; i<=0x00884; i+=4)
		INSTANCE_WR(ctx, i/4, 0x00080008);
	INSTANCE_WR(ctx, 0x00898/4, 0x00000002);
	INSTANCE_WR(ctx, 0x008cc/4, 0x00000020);
	INSTANCE_WR(ctx, 0x008d0/4, 0x030c30c3);
	INSTANCE_WR(ctx, 0x008d4/4, 0x00011001);
	INSTANCE_WR(ctx, 0x008e0/4, 0x3e020200);
	INSTANCE_WR(ctx, 0x008e4/4, 0x00ffffff);
	INSTANCE_WR(ctx, 0x008e8/4, 0x0c103f00);
	INSTANCE_WR(ctx, 0x008f4/4, 0x00040000);
	INSTANCE_WR(ctx, 0x0092c/4, 0x00008100);
	INSTANCE_WR(ctx, 0x009b8/4, 0x00000001);
	INSTANCE_WR(ctx, 0x009fc/4, 0x00001001);
	INSTANCE_WR(ctx, 0x00a04/4, 0x00000003);
	INSTANCE_WR(ctx, 0x00a08/4, 0x00888001);
	INSTANCE_WR(ctx, 0x00a6c/4, 0x00000005);
	INSTANCE_WR(ctx, 0x00a78/4, 0x0000ffff);
	INSTANCE_WR(ctx, 0x00a94/4, 0x00005555);
	INSTANCE_WR(ctx, 0x00a98/4, 0x00000001);
	INSTANCE_WR(ctx, 0x00aa4/4, 0x00000001);
	for (i=0x01668; i<=0x016e0; i+=8)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
	for (i=0x03428; i<=0x05618; i+=24)
		INSTANCE_WR(ctx, i/4, 0x00000001);
	for (i=0x05628; i<=0x05a18; i+=16)
		INSTANCE_WR(ctx, i/4, 0x3f800000);
}

int
nv40_graph_create_context(struct nouveau_channel *chan)
{
	struct drm_device *dev = chan->dev;
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	void (*ctx_init)(struct drm_device *, struct nouveau_gpuobj *);
	unsigned int ctx_size;
	int ret;

	switch (dev_priv->chipset) {
	case 0x40:
		ctx_size = NV40_GRCTX_SIZE;
		ctx_init = nv40_graph_context_init;
		break;
	case 0x41:
	case 0x42:
		ctx_size = NV41_GRCTX_SIZE;
		ctx_init = nv41_graph_context_init;
		break;
	case 0x43:
		ctx_size = NV43_GRCTX_SIZE;
		ctx_init = nv43_graph_context_init;
		break;
	case 0x46:
		ctx_size = NV46_GRCTX_SIZE;
		ctx_init = nv46_graph_context_init;
		break;
	case 0x47:
		DRM_INFO("NV47 warning: If your card behaves strangely, please come to the irc channel\n");
		ctx_size = NV47_GRCTX_SIZE;
		ctx_init = nv47_graph_context_init;
		break;
	case 0x49:
		ctx_size = NV49_GRCTX_SIZE;
		ctx_init = nv49_graph_context_init;
		break;
	case 0x44:
	case 0x4a:
		ctx_size = NV4A_GRCTX_SIZE;
		ctx_init = nv4a_graph_context_init;
		break;
	case 0x4b:
		ctx_size = NV4B_GRCTX_SIZE;
		ctx_init = nv4b_graph_context_init;
		break;
	case 0x4c:
	case 0x67:
		ctx_size = NV4C_GRCTX_SIZE;
		ctx_init = nv4c_graph_context_init;
		break;
	case 0x4e:
		ctx_size = NV4E_GRCTX_SIZE;
		ctx_init = nv4e_graph_context_init;
		break;
	default:
		ctx_size = NV40_GRCTX_SIZE;
		ctx_init = nv40_graph_context_init;
		break;
	}

	if ((ret = nouveau_gpuobj_new_ref(dev, chan, NULL, 0, ctx_size, 16,
					  NVOBJ_FLAG_ZERO_ALLOC,
					  &chan->ramin_grctx)))
		return ret;

	/* Initialise default context values */
	ctx_init(dev, chan->ramin_grctx->gpuobj);

	return 0;
}

void
nv40_graph_destroy_context(struct nouveau_channel *chan)
{
	nouveau_gpuobj_ref_del(chan->dev, &chan->ramin_grctx);
}

static int
nv40_graph_transfer_context(struct drm_device *dev, uint32_t inst, int save)
{
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	uint32_t old_cp, tv = 1000, tmp;
	int i;

	old_cp = NV_READ(NV20_PGRAPH_CHANNEL_CTX_POINTER);
	NV_WRITE(NV20_PGRAPH_CHANNEL_CTX_POINTER, inst);

	tmp  = NV_READ(NV40_PGRAPH_CTXCTL_0310);
	tmp |= save ? NV40_PGRAPH_CTXCTL_0310_XFER_SAVE :
		      NV40_PGRAPH_CTXCTL_0310_XFER_LOAD;
	NV_WRITE(NV40_PGRAPH_CTXCTL_0310, tmp);

	tmp  = NV_READ(NV40_PGRAPH_CTXCTL_0304);
	tmp |= NV40_PGRAPH_CTXCTL_0304_XFER_CTX;
	NV_WRITE(NV40_PGRAPH_CTXCTL_0304, tmp);

	for (i = 0; i < tv; i++) {
		if (NV_READ(NV40_PGRAPH_CTXCTL_030C) == 0)
			break;
	}

	NV_WRITE(NV20_PGRAPH_CHANNEL_CTX_POINTER, old_cp);

	if (i == tv) {
		uint32_t ucstat = NV_READ(NV40_PGRAPH_CTXCTL_UCODE_STAT);
		DRM_ERROR("Failed: Instance=0x%08x Save=%d\n", inst, save);
		DRM_ERROR("IP: 0x%02x, Opcode: 0x%08x\n",
			  ucstat >> NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT,
			  ucstat  & NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK);
		DRM_ERROR("0x40030C = 0x%08x\n",
			  NV_READ(NV40_PGRAPH_CTXCTL_030C));
		return -EBUSY;
	}

	return 0;
}

/* Save current context (from PGRAPH) into the channel's context
 *XXX: fails sometimes, not sure why..
 */
int
nv40_graph_save_context(struct nouveau_channel *chan)
{
	struct drm_device *dev = chan->dev;
	uint32_t inst;

	if (!chan->ramin_grctx)
		return -EINVAL;
	inst = chan->ramin_grctx->instance >> 4;

	return nv40_graph_transfer_context(dev, inst, 1);
}

/* Restore the context for a specific channel into PGRAPH
 * XXX: fails sometimes.. not sure why
 */
int
nv40_graph_load_context(struct nouveau_channel *chan)
{
	struct drm_device *dev = chan->dev;
	struct drm_nouveau_private *dev_priv = dev->dev_private;
	uint32_t inst;
	int ret;

	if (!chan->ramin_grctx)
		return -EINVAL;
	inst = chan->ramin_grctx->instance >> 4;

	ret = nv40_graph_transfer_context(dev, inst, 0);
	if (ret)
		return ret;

	/* 0x40032C, no idea of it's exact function.  Could simply be a
	 * record of the currently active PGRAPH context.  It's currently
	 * unknown as to what bit 24 does.  The nv ddx has it set, so we will
	 * set it here too.
	 */
	NV_WRITE(NV20_PGRAPH_CHANNEL_CTX_POINTER, inst);
	NV_WRITE(NV40_PGRAPH_CTXCTL_CUR,
		 (inst & NV40_PGRAPH_CTXCTL_CUR_INST_MASK) |
		  NV40_PGRAPH_CTXCTL_CUR_LOADED);
	/* 0x32E0 records the instance address of the active FIFO's PGRAPH
	 * context.  If at any time this doesn't match 0x40032C, you will
	 * recieve PGRAPH_INTR_CONTEXT_SWITCH
	 */
	NV_WRITE(NV40_PFIFO_GRCTX_INSTANCE, inst);
	return 0;
}

/* Some voodoo that makes context switching work without the binary driver
 * initialising the card first.
 *
 * It is possible to effect how the context is saved from PGRAPH into a block
 * of instance memory by altering the values in these tables.  This may mean
 * that the context layout of each chipset is slightly different (at least
 * NV40 and C51 are different).  It would also be possible for chipsets to
 * have an identical context layout, but pull the data from different PGRAPH
 * registers.
 *
 * TODO: decode the meaning of the magic values, may provide clues about the
 *       differences between the various NV40 chipsets.
 * TODO: one we have a better idea of how each chipset differs, perhaps think
 *       about unifying these instead of providing a separate table for each
 *       chip.
 *
 * mmio-trace dumps from other nv4x/g7x/c5x cards very welcome :)
 */
static uint32_t nv40_ctx_voodoo[] = {